Researchers in electrical and computer engineering at University of California, Santa Barbara have introduced and modeled an integrated circuit design scheme in which transistors and interconnects are monolithically patterned seamlessly on a sheet of graphene, a 2-dimensional plane of carbon atoms. The demonstration offers possibilities for ultra-energy-efficient, flexible, and transparent electronics.

Oct 22, 2013- Source: http://phys.org/news/2013-10-advance-scheme-seamless-circuits-etched.html

Image Source: http://gotpledge.com/wp-content/uploads/2013/06/tech.jpg